I'm testing several boards concerning SMI latency. Now, I'm asking
myself where these interrupts come from.
I digged through the bits code and it seems that these SMIs are not
provoked by the tool? So where do the observed (sometimes hundreds)
interrupts come from in general?